ISSCC 2006 / SESSION 28 / WIRELINE BUILDING BLOCKS / 28.9 28.9 A 20Gb/s 1:4 DEMUX without Inductors in 0.13μm CMOS

نویسندگان

  • Byung-Guk Kim
  • Lee-Sup Kim
  • Sangjin Byun
  • Hyun-Kyu Yu
چکیده

In recent years, high-speed communication systems beyond 10Gb/s have been realized in CMOS technology. A 40Gb/s transmitter including the MUX has been developed in 0.13μm CMOS [1], and a 40Gb/s MUX/DEMUX in 90nm CMOS has been reported [2]. These circuits extend the bandwidth with inductive peaking for 40Gb/s operation. They use supply voltages that exceed the logic supplies used in these technologies. In this paper, a 20Gb/s 1:4 DEMUX in 0.13μm CMOS is presented. This design uses no inductive peaking, which reduces area, and a 1.2V logic supply, which reduces power consumption. A coupled-latch and buffer insertion scheme increases the signal bandwidth at the 20Gb/s data rate. A divide-by-2 circuit uses a DLL to align the clock output of the frequency divider with the data center of the 1:2 DEMUX output. This design reduces the power consumption of the power-hungry divider and improves the timing margin.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 1.4V 25mW Inductorless Wideband LNA in 0.13μm CMOS

In recent years, the wireless communication has evolved towards multi-function and multi-standard terminals. Reducing the number of external components and the reuse of both digital and RF functional blocks is a key feature when a single terminal has to process a multitude of standards with different data rates, modulation types, and frequency bands. Usually, the requirement for low-cost in con...

متن کامل

ISSCC 2008 / SESSION 5 / HIGH - SPEED TRANSCEIVERS / 5 . 3 5 . 3 A 20 Gb /

The ever growing volume of backplane communications pushes the data rate toward 20Gb/s for the next-generation transceivers. Over the years, chip designers have been seeking different data formats to overcome the loss of electrical channels. Among the existing solutions, duobinary signaling manifests itself in bandwidth efficiency as (1) its spectrum occupies only half as wide as that of NRZ da...

متن کامل

0.9mW 7GHz and 1.6mW 60GHz frequency dividers with locking-range enhancement in 0.13µm CMOS

Frequency dividers are key components for frequency synthesis in wireless and wireline communication systems. Among different types of frequency dividers, LC-based injection-locked frequency dividers (ILFDs) feature highfrequency operation at low power consumption, but their locking range is quite narrow due to the high-Q nature of the resonator. Recently, design techniques to enhance the locki...

متن کامل

ISSCC 2017 / SESSION 6 / ULTRA - HIGH - SPEED WIRELINE / 6 . 1 6 . 1 A 56 Gb / s PAM - 4 / NRZ Transceiver in 40 nm CMOS

Figure 6.1.1(a) illustrates the TX structure, which consists of a 64:4 serializer, a 3-tap quarter-rate FFE, a poly-phase filter (PPF) generating quadrature clocks for the latches and selectors, and a combiner (output driver). The low-speed 64:4 serializer can be done in typical CMOS (digital) realization. The 4×14Gb/s inputs coming from it are fed into the quarter-rate FFE, which provides maxi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000